

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Parent and Trademark Office Address: COMMISSIONER FOR PATENTS F.O. BOX 450 Alexandria Virgina 22313-1450 www.uspity.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/606,728	06/26/2003	Brendan K. Bridgford	X-1216 US	5830
24309 XILINX, INC	7590 06/25/200	07 EXAMINER		
ATTN: LEGAI	DEPARTMENT	RIAD, AMINE		
2100 LOGIC DR SAN JOSE, CA 95124			ART UNIT	PAPER NUMBER
			2113	
			MAIL DATE	DELIVERY MODE
			06/25/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)			
Office Action Summary		10/606,728	BRIDGFORD, BRENDAN K.			
		Examiner	Art Unit			
		Amine Riad	2113			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
· <u> </u>	Responsive to communication(s) filed on 12 April 2007.					
'=	This action is FINAL . 2b) ☐ This action is non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
5)	Claim(s) 1-17 is/are pending in the application. 4a) Of the above claim(s) 12, and 13 is/are with Claim(s) is/are allowed. Claim(s) 1-11 and 14-17 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	;				
Application Papers						
9) 10)	The specification is objected to by the Examiner The drawing(s) filed on is/are: a) acce Applicant may not request that any objection to the of Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	epted or b) objected to by the drawing(s) be held in abeyance. So ion is required if the drawing(s) is c	ee 37 CFR 1.85(a). Objected to. See 37 CFR 1.121(d).			
Priority ι	ınder 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some col None of: Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachmen	ıt(s)					
1) Notice 2) Notice 3) Inform	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO/SB/08) or No(s)/Mail Date	4) Interview Summa Paper No(s)/Mail 5) Notice of Informal 6) Other:	ry (PTO-413) Date I Patent Application **			

Art Unit: 2113

Detailed Action

Claims 1-17 have been presented for examination.

Claims 12 and 13 have been cancelled.

Claims 1-8, 9-11,14, 15, 16, and 17 have been rejected.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-8,9,10,14,15,16, and 17 are rejected under 35 U.S.C. 102(b) as being anticipated by Johnson U.S. Patent 5,898,701.

In regard to claims 1, and 16 Johnson discloses a method for debugging a configuration process of a programmable logic device comprising:

- initiating the configuration process for the programmable logic device; (Abstract; "In one embodiment of the present invention, a method for testing a device is described in which a device is instructed in one instruction to receive address information and a first data packet.")
- using boundary scan register for the programmable logic device to capture
 configuration process signals in the programmable logic device during the
 configuration process and (Column 2 lines 19-22 & Figure 2; item 212 " Boundary
 scan register 212 allows testing of board interconnections, testing of typical
 production defects such as opens and shorts and allows access to component

Art Unit: 2113

input and output"); (Abstract; "The device is then instructed to read or capture a second data packet from the address location defined by the address information" and (Column 2; line 21-22) "allows access to component input and output")

- transferring the captured configuration process signals to a configuration
 analyzer; (Abstract; The second data packet is then output from the device)
- and analyzing the transferred configuration process signals using the
 configuration analyzer.(Abstract; "The second data packet may then be
 compared with the first data packet to verify the correct initial programming of the
 first data packet to verify the correct initial programming of the first data packet at
 the address location in the device.")

In regard to claim 2, Johnson discloses the method of claim 1 further comprising programming a configuration device coupled to the programmable logic device with a configuration bit stream. (Summary of the invention; "In one embodiment of the present invention, a method for testing a device is described in which a device is instructed in one instruction to receive address information and a first data packet" and (Column 2; lines 2-3 "Control logic 202 receives and interprets the signals on TMS 218 and TCK 220") [the disclosure above proves that the programmable device is coupled to a configuration device])

In regard to claim 3, Johnson discloses the method of claim 2 wherein initiating the configuration process comprises causing the programmable logic device to send normal configuration process signals to the configuration device, thereby causing the

Art Unit: 2113

configuration device to provide the configuration bit stream (Summary; "The second data packet is then output from the device. Additionally, the device may be instructed to selectively receive a third data packet and then load the third data packet" [Examiner considers outputting the second set of data to receive a third set of data as an initiation of the configuration process])

In regard to claim 4, Johnson discloses the method of claim 1 wherein initiating the configuration process comprises accessing the programmable logic device through JTAG interface. (Column 5; lines 12-15 "The novel method and apparatus may be implemented with test logic compatible with IEEE Std 1149.1 or with test logic compatible with other standards or architectures.")

In regard to claim 5, Johnson discloses the method of claim 4 further comprising: Executing a SAMPLE/PRELOAD instruction on the programmable logic device; and executing an EXTEST instruction on the programmable logic device. [This is inherent because 1149.1 standard requires that all compliant devices must perform the SAMPLE/PRELOAD and EXTEST instructions]

In regard to claim 6, Johnson discloses the method of claim 5 further comprising executing a BYPASS instruction on a configuration device coupled to the programmable logic device. (Column 2; lines 7-8 "boundary scan register 212 and bypass register 214 are configured to receive input signals from decode control logic 204" [control logic 202 and 204 are coupled to the configuration device as demonstrated before.])

In regard to claim 7, Johnson discloses the method of claim 1 wherein analyzing the transferred configuration process signals comprises comparing the transferred

Art Unit: 2113

configuration process signals with expected configuration process signals. (Abstract; "The second data packet may then be compared with the first data packet to verify the correct initial programming of the first data packet to verify the correct initial programming of the first data packet at the address location in the device.")

In regard to claim 8, Johnson discloses the method of claim 7 wherein if the transferred and the expected configuration do not match then correcting the configuration process. (Abstract; "Additionally, the device may be instructed to selectively receive a third data packet and then load the third data packet into the device without overwriting the address information already stored in the device. The first data packet and the address information may be serially shifted into the device.")

In regard to claim 9, Johnson discloses a system comprising:

- a programmable logic device (Figure 1; item 10);
- a configuration device coupled to the programmable (Figure 3; item 218 is the connection point where the device under test couples to the configuration device)
 logic device for providing a configuration bit stream to the programmable logic device
 (Column 3; lines 24-26 "In one embodiment of the present invention, a method for testing a device is described in which a device is instructed in one instruction to receive address information and a first data packet.");
 - configuration analyzer coupled to the configuration device for driving configuration process signals through the configuration device in single steps, and coupled to the programmable logic device for controlling the I/O pins of the programmable logic device and analyzing configuration process signals stored in

Art Unit: 2113

the boundary scan registers of the programmable logic device during the configuration process; (Figure 2; items 106 and 108)

 wherein the programmable logic device, the configuration device and the analyzer form at least part of a JTAG chain. (Figure 2; items 102 and 104)

In regard to claim 10, Johnson discloses the system of claim 9 wherein the configuration device is a nonvolatile memory (Column 3; lines25-26 "The address information and the first data packet are loaded into the device" [Examiner considers that when the data packet is loaded only after it is stored in non-volatile memory, and consequently as demonstrated before the configuration device is a non volatile memory])

In regard to claim 14, Johnson discloses the system of claim 9 wherein the analyzer comprises a computer running a program for analyzing the configuration data (Column 1; lines 14-16 "Various techniques have been developed to enable testing of a device, such as an integrated device, by including test logic into the device itself.")

In regard to claim 15, Johnson discloses the system of claim 14 wherein the analyzer comprises a database of known configuration problems. (Abstract; Examiner considers the second set of data and third set of data when read from the test circuit to constitute a database of known configuration problem)

In regard to claim 17, Johnson discloses a configuration analyzer for debugging a configuration process of a programmable logic device comprising:

means for stepping through the configuration process; (Abstract; "In one
 embodiment of the present invention, a method for testing a device is described

Application/Control Number: 10/606,728 Page 7

Art Unit: 2113

in which a device is instructed in one instruction to receive address information and a first data packet.")

means for capturing configuration process signals received by the programmable logic device at each step; and means for comparing the captured configuration process signals with expected configuration process signals. (Column 2 lines 19-22 & Figure 2; item 212 "Boundary scan register 212 allows testing of board interconnections, testing of typical production defects such as opens and shorts and allows access to component input and output"); (Abstract; "The device is then instructed to read or capture a second data packet from the address location defined by the address information" and (Column 2; line 21-22) "allows access to component input and output")

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Johnson U.S. Patent 5,898,701 in view of Lindholm U.S. Patent 6,553,523.

Johnson discloses a method for debugging a configuration process of a programmable logic device.

Art Unit: 2113

Johnson does not disclose that the programmable logic device is a field programmable gate array.

Lindholm teaches that the programmable logic device is a field programmable gate array (Column 7; line 58).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the field programmable gate array of Lindholm in the ... debugging method of Johnson. A person of ordinary skill in the art would have been motivated to use the field programmable gate array of Lindholm because as Lindholm discloses "An example programmable logic device is the field programmable gate array. PLD's such as FPGAs are becoming increasingly popular for use in electronics systems. For example, communications systems employ FPGAs in large measure for their re-programmability. In general, the use of FPGA's continues to grow at a rapid rate because they permit relatively short design cycles, reduce costs through logic consolidation, and offer flexibility in their re-programmability."

Response to Applicant's Arguments

Applicant arguments filed on April 12, 2007 have been fully considered, and are not persuasive.

In regard to the main argument in which Applicant states, "There is simply no teaching or even a suggestion in Johnson that boundary scan registers are used to capture configuration process signal" Examiner respectfully disagrees. Examiner points

Applicant to figures 4,5,6,7, where Johnson implements 4 embodiments of the invention, and in each implementation item 312 or item 210 refers to a boundary scan

Art Unit: 2113

register. The four embodiment mentioned before are the only embodiments in Johnson invention, consequently the boundary scan register, is an essential element of Johnson invention contrary to what it is stipulated by Applicant "Johnson expressly states, that the boundary scan registers are shown as a part of a conventional device, and are not necessary to practice the invention of Johnson" The above demonstration shows clearly that not only Johnson discloses boundary scan register, but also proves that boundary scan register is an essential and important component of Johnson invention. Argument is invalid.

In regard to claim 11 argument which states "Lindholm fails to discloses or suggest a configuration analyzer analyzing configuration process signals stored in boundary scan registers, of the programmable logic device during the configuration process." Examiner respectfully disagrees.

Claim 11 recites "The system of claim 9 wherein the programmable logic device is a filed programmable gate array" Examiner shows to the Applicant that claim 11 does not recite a configuration analyzer. The argument again is not valid.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Application/Control Number: 10/606,728 Page 10

Art Unit: 2113

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Contact

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Amine Riad whose telephone number is 571-272-8185.

The examiner can normally be reached on 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on 571-272-3645. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AR Amine Riad Patent Examiner 6/14/07 Art Unit: 2113

SCOTT BADERMAN
SUPERVISORY PATENT EXAMINER